

Day : Wednesday

Date: 8/31/2005

Time: 10:11:14

PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = DABRAL

First Name = SANJAY

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>08662618</u>	5781258	150	06/13/1996	ASSEMBLING AND SEALING LARGE, HERMETIC AND SEMI-HERMETIC, H-TILED, FLAT-PANELED DISPLAYS	DABRAL, SANJAY
<u>08938359</u>	6154498	150	09/26/1997	COMPUTER SYSTEM WITH A SEMI-DIFFERENTIAL BUS SIGNALING SCHEME	DABRAL, SANJAY
<u>08940303</u>	6090650	150	09/30/1997	METHOD TO REDUCE TIMING SKEWS IN I/O CIRCUITS AND CLOCK DRIVERS CAUSED BY FABRICATION PROCESS TOLERANCES	DABRAL, SANJAY
<u>08962812</u>	5953521	150	11/03/1997	DATA-PATTERN INDUCED SKEW REDUCER	DABRAL, SANJAY
<u>08994083</u>	5973526	150	12/19/1997	COMPENSATING A CHARACTERISTIC OF A CIRCUIT	DABRAL, SANJAY
<u>08997223</u>	6043682	150	12/23/1997	PREDRIVER LOGIC CIRCUIT	DABRAL, SANJAY
<u>09001550</u>	6192431	150	12/31/1997	A METHOD APPARATUS FOR CONFIGURING THE PINOUT OF AN INTEGRATED CIRCUIT	DABRAL, SANJAY
<u>09007658</u>	6249329	250	01/15/1998	ASSEMBLING AND SEALING LARGE, HERMETIC AND SEMI-HERMETIC H-TILE FLAT PANEL DISPLAY	DABRAL, SANJAY
<u>09052883</u>	6175253	150	03/31/1998	FAST BI-DIRECTIONAL TRISTATEABLE LINE DRIVER	DABRAL, SANJAY
<u>09094886</u>	6370498	150	06/15/1998	APPARATUS AND METHOD FOR MULTI-LINGUAL USER ACCESS	DABRAL, SANJAY

Day : Wednesday

Date: 8/31/2005

Time: 10:10:14

PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = CANAGASABY

First Name = KARTHISHA

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10334276	6788155	150	12/31/2002	LOW GAIN PHASE-LOCKED LOOP CIRCUIT	CANAGASABY, KARTHISHA
10890332	Not Issued	71	07/13/2004	Low gain phase-locked loop circuit	CANAGASABY, KARTHISHA
11094810	Not Issued	30	03/31/2005	Pre-drivers for current-mode I/O drivers	CANAGASABY, KARTHISHA
09951750	Not Issued	41	09/13/2001	Method and apparatus to emulate IO interconnection	CANAGASABY, KARTHISHA S.
09982242	Not Issued	30	10/16/2001	Method and apparatus to emulate external IO interconnection	CANAGASABY, KARTHISHA S.
10284245	Not Issued	30	10/31/2002	Receiver tracking mechanism for an I/O circuit	CANAGASABY, KARTHISHA S.
10404622	Not Issued	41	03/31/2003	On-die pattern generator for high speed serial interconnect built-in self test	CANAGASABY, KARTHISHA S.
10610316	Not Issued	30	06/30/2003	I/O link with configurable forwarded and derived clocks	CANAGASABY, KARTHISHA S.
11171114	Not Issued	20	06/30/2005	Serial link apparatus, method, and system	CANAGASABY, KARTHISHA S.

Inventor Search Completed: No Records to Display.

Search Another: Inventor	Last Name	First Name	<input type="button" value="Search"/>
	<input type="text" value="canagasaby"/>	<input type="text" value="karthisha"/>	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

<u>09107351</u>	<u>6137143</u>	150	06/30/1998	DIODE AND TRANSISTOR DESIGN FOR HIGH SPEED I/O	DABRAL, SANJAY
<u>09256843</u>	<u>6278312</u>	150	02/24/1999	METHOD AND APPARATUS FOR GENERATING A REFERENCE VOLTAGE SIGNAL DERIVED FROM COMPLEMENTARY SIGNALS	DABRAL, SANJAY
<u>09336486</u>	<u>6243272</u>	150	06/18/1999	METHOD AND APPARATUS FOR INTERCONNECTING MULTIPLE DEVICES ON A CIRCUIT BOARD	DABRAL, SANJAY
<u>09368639</u>	<u>6356115</u>	150	08/04/1999	CHARGE SHARING AND CHARGE RECYCLING FOR AN ON-CHIP BUS	DABRAL, SANJAY
<u>09451684</u>	<u>6777975</u>	150	11/30/1999	INPUT-OUTPUT BUS INTERFACE TO BRIDGE DIFFERENT PROCESS TECHNOLOGIES	DABRAL, SANJAY
<u>09467300</u>	<u>6373715</u>	150	12/17/1999	ORIENTING MULTIPLE PROCESSORS ON TWO SIDES OF A PRINTED CIRCUIT BOARD	DABRAL, SANJAY
<u>09470686</u>	<u>6453422</u>	150	12/23/1999	REFERENCE VOLTAGE DISTRIBUTION FOR MULTILOAD I/O SYSTEMS	DABRAL, SANJAY
<u>09473855</u>	<u>6480059</u>	150	12/28/1999	A METHOD TO REDUCE TIMING SKEWS IN I/O CIRCUITS AND CLOCK DRIVERS CAUSED BY FABRICATION PROCESS TOLERANCES	DABRAL, SANJAY
<u>09474345</u>	Not Issued	161	12/29/1999	INLINE AND "Y" INPUT-OUTPUT BUS TOPOLOGY	DABRAL, SANJAY
<u>09474564</u>	<u>6704277</u>	150	12/29/1999	TESTING FOR DIGITAL SIGNALING	DABRAL, SANJAY
<u>09475648</u>	<u>6515534</u>	150	12/30/1999	ENHANCED CONDUCTIVITY BODY BIASED PMOS DRIVER	DABRAL, SANJAY
<u>09476585</u>	<u>6417688</u>	150	12/31/1999	METHOD AND APPARATUS FOR IMPLEMENTING A HIGHLY ROBUST, FAST, AND ECONOMICAL FIVE LOAD BUS TOPOLOGY BASED ON BIT MIRRORING AND A WELL TERMINATED TRANSMISSION ENVIRONMENT	DABRAL, SANJAY
<u>09539666</u>	<u>6622256</u>	150	03/30/2000	SYSTEM FOR PROTECTING	DABRAL, SANJAY

				STROBE GLITCHES BY SEPARATING A STROBE SIGNAL INTO POINTER PATH AND TIMING PATH, FILTERING GLITCHES FROM SIGNALS ON POINTER PATH THEREOF	
<u>09596613</u>	<u>6417462</u>	150	06/19/2000	LOW COST AND HIGH SPEED 3 LOAD PRINTED WIRING BOARD BUS TOPOLOGY	DABRAL, SANJAY
<u>09608449</u>	<u>6601196</u>	150	06/29/2000	METHOD AND APPARATUS FOR DEBUGGING TERNARY AND HIGH SPEED BUSES	DABRAL, SANJAY
<u>09609434</u>	<u>6646324</u>	150	06/30/2000	METHOD AND APPARATUS FOR A LINEARIZED OUTPUT DRIVER AND TERMINATOR	DABRAL, SANJAY
<u>09651385</u>	Not Issued	83	08/29/2000	Diode and transistor design for high speed I/O	DABRAL, SANJAY
<u>09748233</u>	<u>6715111</u>	150	12/27/2000	METHOD AND APPARATUS FOR DETECTING STROBE ERRORS	DABRAL, SANJAY
<u>09848996</u>	<u>6434016</u>	150	05/04/2001	AN APPARATUS FOR INTERCONNECTING MULTIPLE DEVICES ON A CIRCUIT BOARD	DABRAL, SANJAY
<u>09935421</u>	<u>6670558</u>	150	08/22/2001	INLINE AND "Y" INPUT-OUTPUT BUS TOPOLOGY	DABRAL, SANJAY
<u>09935470</u>	Not Issued	161	08/22/2001	Inline and "Y" input-output bus topology	DABRAL, SANJAY
<u>09935512</u>	<u>6624717</u>	150	08/22/2001	IMPEDANCED MATCHED BUS TRACES OVER DE-GASSING HOLES	DABRAL, SANJAY
<u>09951750</u>	Not Issued	41	09/13/2001	Method and apparatus to emulate IO interconnection	DABRAL, SANJAY
<u>09962716</u>	<u>6507219</u>	150	09/21/2001	CHARGE SHARING AND CHARGE RECYCLING FOR AN ON-CHIP BUS	DABRAL, SANJAY
<u>09963439</u>	<u>6561820</u>	150	09/27/2001	SOCKET PLANE	DABRAL, SANJAY
<u>09982242</u>	Not Issued	30	10/16/2001	Method and apparatus to emulate external IO interconnection	DABRAL, SANJAY
<u>09993575</u>	<u>6905526</u>	150	11/06/2001	FABRICATION OF AN ION EXCHANGE POLISH PAD	DABRAL, SANJAY
<u>09993807</u>	<u>6722950</u>	150	11/06/2001	METHOD AND APPARATUS FOR ELECTRODIALYTIC	DABRAL, SANJAY

				CHEMICAL MECHANICAL POLISHING AND DEPOSITION	
<u>09993809</u>	<u>6773337</u>	150	11/06/2001	METHOD AND APPARATUS TO RECONDITION AN ION EXCHANGE POLISH PAD	DABRAL, SANJAY
<u>10116503</u>	<u>6561410</u>	150	04/03/2002	LOW COST AND HIGH SPEED 3 LOAD PRINTED WIRING BOARD BUS TOPOLOGY	DABRAL, SANJAY
<u>10136011</u>	<u>6594769</u>	150	04/29/2002	REFERENCE VOLTAGE DISTRIBUTION FOR MULTILOAD I/O SYSTEMS	DABRAL, SANJAY
<u>10232157</u>	Not Issued	41	08/30/2002	Increasing robustness of source synchronous links by avoiding write pointers based on strobes	DABRAL, SANJAY
<u>10262359</u>	Not Issued	30	09/30/2002	Method and system for improved phase tracking	DABRAL, SANJAY
<u>10284245</u>	Not Issued	30	10/31/2002	Receiver tracking mechanism for an I/O circuit	DABRAL, SANJAY
<u>10314308</u>	<u>6639450</u>	150	12/09/2002	ENHANCED CONDUCTIVITY BODY BIASED PMOS DRIVER	DABRAL, SANJAY
<u>10314309</u>	<u>6661277</u>	150	12/09/2002	ENHANCED CONDUCTIVITY BODY BIASED PMOS DRIVER	DABRAL, SANJAY
<u>10330598</u>	<u>6922071</u>	150	12/27/2002	SETTING MULTIPLE CHIP PARAMETERS USING ONE IC TERMINAL	DABRAL, SANJAY
<u>10334276</u>	<u>6788155</u>	150	12/31/2002	LOW GAIN PHASE-LOCKED LOOP CIRCUIT	DABRAL, SANJAY
<u>10334935</u>	Not Issued	30	12/31/2002	Phase/frequency detector for tracking receivers	DABRAL, SANJAY
<u>10394977</u>	Not Issued	41	03/20/2003	Method and apparatus for a linearized output driver and terminator	DABRAL, SANJAY

[Search and Display More Records.](#)

	Last Name	First Name	
Search Another: Inventor	<input type="text" value="dabral"/>	<input type="text" value="sanjay"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)